In this paper, we present a chip design method enabling faster design iterations, which incorporates a means of creating a floorplan by relative references. The main goal is not to reduce the number ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback