Essentially bus-based interconnects are being stretched to the point where they cannot be scaled further. This paper presents challenges with the synchronous (clocked) designs and describes the ...

One major reason for this is that the entire device is normally designed as a single synchronous circuit ... path in medium complex systems Systems with medium complexity have buses as well as the ...