Analog Bits’ PCIe Gen3 SSCG PLL addresses stringent performance requirements in high-speed serial link applications that support the PCI Express Gen3 serial bus standard where SRIS (Separate RefClk ...

This SSCG PLL is designed for digital logic processes and uses robust design techniques to work in noisy SoC environments. The PLL macro is implemented in Analog Bits’ proprietary architecture that ...