We’ve been following the open, royalty-free RISC-V ISA for a while. At first we read the specs, and then we saw RISC-V cores in microcontrollers, but now there’s a new board that offers enough ...
RISC-V has been a hot topic in the semiconductor industry for several years now, and for good reason. As an open standard ISA alternative to traditional processor architectures like ARM and x86, it ...
The Register on MSN19d
Chimera Linux ghosts RISC-V because there's no time for sluggish hardwareDev behind the GNU-free distro says boards too slow for serious work The creators of the unique Chimera Linux distro are dropping support for RISC-V because kit built on the open instruction set ...
The new “C3” variant has a single 160 MHz RISC-V core that out-performs the ESP8266, and at the same time includes most of the peripheral set of an ESP32. While RAM often ends up scarce on an ...
The six-year-old RISC-V chipmaker secured an undisclosed sum from the Hong Kong Investment Corporation (HKIC), the government arm in charge of managing HK$62 billion (US$8 billion) of funds to ...
RISC-V (pronounced “risk-five”) stands for ‘reduced instruction set computer (RISC) five’. The number five refers to the number of generations of RISC architecture that were developed at the ...
Tom's Hardware on MSN4d
China’s push for chip independence continues with its first RISC-V server CPURiVAI Technologies has launched the Lingyu CPU, China’s first domestically designed high-performance RISC-V server processor.
RISC-V ISA (Instruction Set Architecture) is designed in a modular way. It means that the ISA has several groups of instructions (ISA extensions) that can be enabled or disabled as needed. This allows ...
The startup’s founders say they’re aiming to develop 64-bit RISC-V processors that can deliver enhanced per-core performance, allowing them to meet the increased demand for enhanced general ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback