This article refers to a feature size reduction topology and resulting degradation in latch-up performance. The article proposes a layout for decoupling capacitors so as to improve the latch-up ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback