The spacing between these ‘Well Taps’ should not be too high as this would increase the resistance R1 and R2 and this could make the circuit susceptible to latch-up. Refer figure 3 for a typical CMOS ...