To address the problem of SoC test Jennic Ltd have developed a proprietary IP test methodology founded on the concept of DfT ‘plug n play'. Achieving this is based on the adoption of an IP test ...

"In order to test for transition and bridging on our sophisticated graphic processors in 130-nm, 90-nm and smaller process geometries, we required the Adaptive Scan technology in DFT MAX.