This paper represents a generic executable architecture. It represents the efficient behaviour of the Memory Model to be used for verification of SOC communicating with DDR SDRAMs or can be used as ...

Interoperability between a Memory Controller and a PHY is one such challenge. DFi™ is a standard that ensures the compatibility of DDR MC and DDR PHY at target matched frequencies and frequency ratios ...