The LDO IP is a 1.2V low-quiescent-current adjustable output voltage Low-Drop-Out (LDO) Linear Regulator implemented in the TSMC 3nm N3P CMOS process technology. Its low sleep current, 30 mA ... The ...
1-VIA’s VSCOM4l400ABG IP is a 1.8V low-noise unbuffered programmable 0.6 and 0.8V Bandgap Voltage References (BGR) with eight 50μA reference output currents implemented in TSMC12/16nm CMOS ... 1-VIA’s ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback