The BCD process generation was built from the CMOS baseline and the geometric scaling rules of the new lithography nodes to achieve overall reductions in area and cost for all integrated functions.
see the entire 110nm BCD process Synchronous High-Density Single-Port SRAM Compiler datasheet get in contact with 110nm BCD process Synchronous High-Density Single ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results