allowing the connection of peripherals with an APB interface to an AXI bus. The highly configurable core translates read or write transactions on the AXI bus to APB bus transactions. An AXI4 master, ...

The WDT-APB core implements 32-bit count down counter with a programmable timeout interval and logic to generate an interrupt and a reset signal on its timeout. The main purpose of the Watchdog IP ...