This paper proposes a methodology to develop SystemC TLM 2.0 peripheral models and a technique to incorporate Loosely Timed (LT) and Approximately Timed (AT) modes in them. This methodology uses ...

These models are part of a new methodology which reduces design cycle time, errors and hence time-to-market. TLM-based verification flow Usually, the IP design process jumps directly from the ...